UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/670,715	09/25/2003	David A. Luick	ROC920030293US1	6101
46797 IBM CORPOR	7590 09/10/2001 ATION INTELLECTI	7 JAL PROPERTY LAW	EXAMINER	
DEPT 917, BLDG. 006-1			ROJAS, MIDYS	
	AY 52 NORTH , MN 55901-7829		ART UNIT	PAPER NUMBER
			2185	
				Y
			MAIL DATE	DELIVERY MODE
			09/10/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

			C
······································	Application No.	Applicant(s)	
	10/670,715	LUICK, DAVID A.	
Office Action Summary	Examiner	Art Unit	
	Midys Rojas	2185	
The MAILING DATE of this communication a Period for Reply	appears on the cover sheet w	vith the correspondence addre	ss
A SHORTENED STATUTORY PERIOD FOR REF WHICHEVER IS LONGER, FROM THE MAILING - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory perions are provided by the communication of the provided period for reply will, by state and the provided by the Office later than three months after the material patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUN 1.136(a). In no event, however, may a od will apply and will expire SIX (6) MO tute, cause the application to become a	ICATION. a reply be timely filed ONTHS from the mailing date of this comm ABANDONED (35 U.S.C. § 133).	
Status			
1) Responsive to communication(s) filed on 15	May 2007.		
2a) ☐ This action is FINAL . 2b) ☑ The	his action is non-final.		
3) Since this application is in condition for allow closed in accordance with the practice unde	·	•	erits is
	i Lx parte quayre, 1905 C.	D. 11, 400 O.O. 210.	
Disposition of Claims		•	
4) ⊠ Claim(s) <u>1-42</u> is/are pending in the application 4a) Of the above claim(s) is/are withded 5) □ Claim(s) is/are allowed. 6) ⊠ Claim(s) <u>1-42</u> is/are rejected. 7) □ Claim(s) is/are objected to. 8) □ Claim(s) are subject to restriction and	rawn from consideration.		
Application Papers			·
9) The specification is objected to by the Exami 10) The drawing(s) filed on 25 September 2003 i Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct of the Correct of the Open Correct of the Ope	is/are: a)⊠ accepted or b) he drawing(s) be held in abeya ection is required if the drawin	ance. See 37 CFR 1.85(a). g(s) is objected to. See 37 CFR	1.121(d).
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1 Certified copies of the priority docume 2. Certified copies of the priority docume 3. Copies of the certified copies of the priority docume application from the International Bure * See the attached detailed Office action for a life.	ents have been received. ents have been received in riority documents have bee eau (PCT Rule 17.2(a)).	Application No n received in this National Sta	ige
Attachment(s)			
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)		Summary (PTO-413) o(s)/Mail Date	

U.S. Patent and Trademark Office PTOL-326 (Rev. 7-05)

Paper No(s)/Mail Date _____.

3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)

6) Other: _____.

5) Notice of Informal Patent Application (PTO-152)

DETAILED ACTION

1. Applicant's arguments filed in an Appeal Brief on 5/15/07 have been fully considered. In view of these arguments, the examiner is re-opening prosecution in order to present a clearer rejection to the claims. Therefore, a new 103 rejection is being presented in view of Dean et al. (6,604,174).

Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 1-42 are rejected under 35 U.S.C. 103(a) as being unpatentable over Dean et al. (6,604,174).

Regarding Claim 1, Dean discloses a method for reducing latencies associated with accessing memory for more than one processors (Proc1 110 to ProcM 112, Figure 1, wherein "processes 110, 111, and 112 can be individual processors...", Col. 4, lines 15-16), each coupled with an associated cache 130, the method comprising: determining cache miss rates of the more than one processors (cache miss percentage 194, Col. 4, lines 48-58) when issuing cache requests against the caches (hit/miss indications 190 are used to determine the cache miss percentage); comparing the cache miss rates of the more than one processors (each cache miss counter for each processor in system metric 191 is compared to the others, Col. 9, lines 49-62); and allocating cache lines from more than one of the caches to a processor of the more than one

processors based upon the difference between the cache miss rate for the processor and the cache

miss rates of other processors ("if a processor A's miss counter is larger than processor B's miss

counter by a predetermined cache reallocation factor, some ways of the cache will be assigned to

processor A", wherein cache ways comprise cache lines)

Dean's invention does not teach the use of a private cache for each processor. Instead,

Dean's invention uses a single unified cache wherein groups of cache ways are allocated to each

processor so that each group of cache ways acts as a private cache section for that processor.

However, Dean also teaches that another architecture that can be implemented for a multiple

processor system is one where each processor has its own private cache (Col. 2, lines 46-52). It

would have been obvious to one of ordinary skill in the art at the time the invention was made to

modify the invention of Dean to implement the private cache architecture (also disclosed by

Dean) since the groups of cache ways disclosed by Dean already act as independent caches and

independent caches also contain cache ways. Therefore, the cache way allocation techniques of

the invention could be well implemented in a private cache system.

Claim 5 is rejected using the same rationale as that of Claim 1 wherein the threshold

cache miss rate is represented by the predetermined cache reallocation factor 195 (Col. 10, lines

4-10). Additionally, in reallocating the cache ways, cache requests associated with the first

processor (processor A) will be forwarded to the way that was previously owned by the second

processor (reallocated way of processor B). The cache lines in the reallocated way will be

replaced with those needed by processor A (see Col. 11, line 29 – Col. 12, line 7).

Claim 13 is rejected using the same rationale as that of Claim 5.

Claim 18 is rejected using the same rationale as that of Claim 5.

Claim 28 is rejected using the same rationale as that of Claim 5.

Claim 33 is rejected using the same rationale as that of Claim 5.

Claim 36 is rejected using the same rationale as that of Claim 5.

Regarding Claims 2, 14, 29, Dean discloses the method wherein determining the cache miss rates comprises counting cache misses of each of the more than one processors (hit/miss indications 190 or historical files, Col. 4, lines 24-30).

Regarding Claims 3, 15, 34, Dean discloses the method wherein allocating cache lines comprises forwarding cache requests from the processor to a private cache associated with another processor. In reallocating the cache ways, cache requests associated with the first processor (processor A) will be forwarded to the way that was previously owned by the second processor (reallocated way of processor B). The cache lines in the reallocated way will be replaced with those needed by processor A (see Col. 11, line 29 – Col. 12, line 7).

Regarding Claims 4, 16, 35, Dean discloses the method wherein allocating cache lines comprises selectively allocating cache lines based upon a priority associated with a cache request of the processor (allocation of cache ways, wherein cache ways have many cache lines, is based on the cache miss percentage wherein the processor with the highest cache miss percentage is given priority and assigned new cache ways first, Col. 10, lines 19-40).

Claims 6, 20, is rejected using the same rationale as that of Claim 2 wherein the counting of the cache misses starts as soon as the system boots (since all cache accesses are taken into account when counting the total number of misses) therefore, this must occur after a cold start and warm-up period.

Regarding Claims 7, 37, Dean discloses the method wherein comparing the cache miss rates comprises comparing the cache miss rates, the cache miss rates being associated with more than one processor modules (each cache miss counter for each processor is compared to the others, Col. 9, lines 49-62).

Regarding Claims 8, 21, 38, Dean discloses the method wherein the threshold cache miss rate predetermined cache reallocation factor is based upon an average cache miss rate for the more than one processors (see Col. 10, lines 4-10 and Col. 4, lines 48-58).

Regarding Claims 9-10, 23-24, 32, 39-41, Dean discloses the method wherein forwarding the cache request comprises selecting the second private cache based upon a least recently used cache line associated with the private caches (allocation of cache ways, wherein cache ways have many cache lines, is based on the cache miss percentage wherein the processor with the highest cache miss percentage is given priority and assigned new cache ways first, Col. 10, lines 19-40. This means that the processor with a least recently used way, due to a low cache miss percentage, gives up a cache way to allocate it to the processor with the high miss percentage).

Regarding Claims 11, 17, 25, Dean discloses the method wherein forwarding the cache request comprises selecting the cache request based upon a priority associated with the cache request (LRU algorithm preferentially writes over a process' data when that data is in a way assigned to a different process, Col. 11, lines 55-67). The LRU information 740 is representative of the least recently cache line table.

Regarding Claims 12, 22, 42, Dean discloses the method wherein forwarding the cache request is responsive to a software instruction that overrides a result of comparing the cache miss

rates to forward the cache request to the second private cache (updating of allocation way assignment performed by tag allocation controller 161, see Col. 11, lines 40-55).

Regarding Claim 19, Dean discloses the apparatus wherein the more than one processors (110-112) and the more than one private caches (Col. 2, lines 46-52) reside on more than one processor modules (see Figure 1).

Regarding Claim 26, Dean disclose the apparatus wherein the cache request forwarder (memory controller 160) inserts the cache request into a cache request queue (process to cache multiplexor 120 which holds N output addresses) for the private cache to store the memory line in the private cache (Col. 4, lines 5-23).

Regarding Claim 27, Dean discloses the apparatus wherein the cache request forwarder 160 comprises an arbitrator 161 to arbitrate between the cache request and another cache request from another processor of the more than one processor, to forward the cache request to the cache request queue (Col. 4, lines 59-65).

Regarding Claim 30, Dean discloses the system further comprising a software application to enable the cache request forwarder to forward the cache requests (updating of allocation way assignment performed by tag allocation controller 161, see Col. 11, lines 40-55) based upon the difference between the number of cache misses associated with the first processor and the number of cache misses associated with the second processor (Col. 9, lines 49-62).

Regarding Claim 31, Dean discloses the system wherein the cache request forwarder allocates cache lines of the first private cache and the second private cache based upon the difference between the cache miss rates of the first processor and the second processor (Col. 9, lines 49-62).

Application/Control Number: 10/670,715 Page 7

Art Unit: 2185

Conclusion

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Midys Rojas whose telephone number is (571) 272-4207. The

examiner can normally be reached on M-F 5:30am - 4:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Sanjiv Shah can be reached on (571) 272-4098. The fax phone number for the

organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would

like assistance from a USPTO Customer Service Representative or access to the automated

information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Midys Rojas/ Midys Rojas

Examiner

Art Unit 2185

MR

SANJIV SHAH BUPERVISORY PATENT EXAMINER

TECHNOLOGY CENTER 2100